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Abstract 
Abstract of thesis entitled: 
An IF-Sampling Switched Capacitor Complex Lowpass Sigma Delta 
Modulator With High Image Rej ection 
Submitted by CHENG Wang l\ing 
for the degree of Master of Philosophy 
in Electronic Engineering 
at The Chinese University of Hong Kong 
in July 2004 
The recent explosion of interest in wireless personal communication motivates the 
development of fully integrated radio receiver. Analog-to-digital (A/D) converter is a 
critical part in the receiver design. A/D conversion by oversampling technique with 
Sigma-Delta (LA) modulation has become popular in recent years for its tolerance to 
process variations and component mismatches. It is suitable to those applications that 
require high resolution in a narrow bandwidth. 
Lowpass complex lA modulators that have a built-in mixer can be used to digitize 
narrowband intermediate frequency (IF) signals in radio and cellular receivers. A 
well-known problem of the complex modulators is the problem of mismatches 
between the in-phase (I) and the quadrature phase (Q) channels, which degrades the 
signal-to-noise performance of the receivers. 
viii 
In this thesis, a novel technique of sharing the critical sampling and feedback 
capacitors between I and Q channels of the modulator is presented. A third order 
complex modulator with proposed technique is designed in a 0.35}im CMOS 
technology. The core area of the chip is 797.Sum by 712.Sum. In measurement, the 
proposed architecture has an IF frequency of 3.2MHz and a signal bandwidth of 
200kHz. The peak Signal-to-Noise-plus-Distortion Ratio (SNDR) is 56dB and the 
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Wireless communication systems have been greatly affecting our life-style. The 
mobile phone absolutely plays a key role in wireless communication. Besides as 
equipment for communication, it also is a fashion in modem life. Due to its giant 
market and user's unlimited desire of its functions, the wireless network has developed 
into the third generation. Figure 1.1 summarizes the evolution from second generation 
to third generation and Figure 1.2 shows their frequency allocation [1]. The channel 
spacing is enlarged in the third generation in order to perform multimedia like voice, 
video, data, internet in the mobile phone. 
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Figure 1.2 Frequency allocation 
Obviously, the latest generation system cannot replace the older one immediately and 
each geographic region will have a particular standard. A multi-standard mobile phone 
is desired to accommodate the different bandwidth signal. That is, a wideband receiver 
is required to cover all signal bands. 
Entertainment, information, color screen and camera are the basic elements of 
nowadays mobile phone. Such high requirement demand a longer battery life as well 
as reducing its size and weight. 
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However, a high level CMOS fully integrated transceiver chip will be a way to achieve 
the requirement of multi-standard, low power consumption and high portability. 
CMOS is a mature technology to perform the high integration level. When the 
component count is reduced, the parasitic will decrease so that the power consumption 
becomes lower. Consequently, the cost will be reduced. 
In the last century, several receiver architectures have been developed. But they still 
have a fundamental challenge in integration: the image problem. In a radio receiver, a 
desired radio frequency (RF) signal will be down-converted to an intermediate 
frequency (IF) signal by a mixer with an oscillator (LO). The IF signal locates at the 
difference between the CORF and COLO- Since this mixing algorithm does not preserve the 
polarity of the difference, two signals COS(COLO - CORF) and COS(CORF - COLO) will be 
down-converted to the same IF frequency. The undesired one is called image. Figure 
1.3 illustrates this phenomenon. 
The motivation of this work is to find an innovative and effective method to relax the 
image problem in a specific receiver (to be discussed in chapter 2) so that it can benefit 
the integration of the receiver. 
signal 龜 image •, • 
COIF+COLO O)LO-COIF ® ~ ~ • 
�C O I F �I F 狭: “ COIF � 
I ： ^ COSCOLO 
CORF COLO ® 
Figure 1.3 Image problem 
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1.2 Objective 
This thesis will focus on the image problem in quadrature switched-capacitor complex 
EA modulator that is used for the analog-to-digital conversion at the intermediate 
frequency range. Generally, the image problem is created from the gain mismatch and 
phase mismatch between the in phase channel (I) and quadrature channel (Q). 
Therefore, the thesis objective is to find out an architecture that can relax the mismatch 
problem. 
1.3 Outline 
This thesis is organized in five chapters. In the chapter 2，background theory of 
quadrature SA modulator for analog-to-digital (A/D) converter will be introduced. The 
image rejection issues of the intermediate frequency (IF) to baseband (BB) part will be 
discussed in depth. Chapter 3 presents a novel technique for improving the image 
rejection ratio (IRR). Transistor-level circuit design is shown in chapter 4. In chapter 5, 
the physical design and layout considerations will be discussed. Finally, a conclusion 
of the overall research work is presented. 
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Chapter 2 
Quadrature EA Modulator for AID 
conversion 
2.1 Introduction 
In a receiver, the RF front-end downconverts the radio signal to an IF where it is 
filtered first in order to prevent aliasing. Analog-to-digital (A/D) conversion can be 
performed at the IF stage or baseband for further processing in digital domain as 
shown in Figure 2.1 and 2.2. In Figure 2.1, the superheterodnye receiver performs the 
A/D conversion at IF stage. In the Figure 2.2, the IF signal is downconverted into the 
baseband first and then the A/D conversion is carried out. 
This work will focus on the intermediate frequency to baseband (IF-to-BB) part which 
is enclosed by dotted line in Figure 2.1 and 2.2. 
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Figure 2.2 Superheterodyne receiver with A/D conversion at baseband 
2.2 Oversampling lA Converter 
In the IF-to-BB part, A/D converter is an unavoidable building block. It is often 
considered as one of the performance limiting blocks in the system. There are two 
main types of data converters: Nyquist-Rate Converter and Oversampling Converter. 
Oversampling with EA modulation [l]-[4] has become popular in high resolution data 
conversion application, such as high quality digital audio because of its tolerance to 
process variations and component mismatch. Also, it can simplify the requirement of 
analog anti-aliasing filter for A/D converters. That is, it allows building a robust high 
resolution medium speed converter in modem IC technologies. Therefore, this work 
will use lA modulator for A/D conversion. 
2.3 Theory of lA modulation 
In this section, the background theory of EA modulation is described. The core 
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principle of oversampling SA modulator is applying oversamlping and noise shaping 
techniques to minimize the quantization noise which is inherent in quantizer. 
2.3.1 Quantization noise 
In this paragraph, the concept of quantization noise will be introduced. Figure 2.3 
shows a quantizer and its linear model. The digital output signal, y(n) is equal to the 
closest quantized value of analog signal x(n) and e(n) denotes the quantization error 
which is generated by the quantizer. The quantization error is the difference between 
the input and output value 
e(n) 
I L  
x(n) A 个 r ^ y(n) V 
e(n) 二 y(n) - x(n) 
Quantizer Linear model 
Figure 2.3 Quantizer and its linear model 
Obviously, the e(n) is strongly relative to the input signal x(n). If x(n) is very active, 
A 
e(n) can be approximated as an random number uniformly distributed between 土 飞, 
where delta is the difference between two consecutive quantization level. 
Figure 2.4 shows the spectral density of the white quantization noise which is 
independent of the sampling frequency fs. 
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Figure 2.4 Spectral density of white quantization noise 
The quantization noise power (Figure 2.4) can be calculated by treating it has equal 
probability of lying anywhere between [-A/2 +A/2]. 
1 a2 
Pe=- e'de = — (2.1) 
• J / 2 12 
The quantization noise floor is determined from its spectrum density (Figure 2.4). 
人/2 /./2 八2 
j S l { f ) d f = I kldf = k l f , = -
1 7 
-/v/2 -/v/2 1 么 
Solving the equation gives, 
• 、 - - 纖 (2.2) 
2.3.2 Oversampling 
In the Nyquist rate A/D converter, the noise floor can be reduced by using a higher 
resolution converter. That is decrease the step size of delta. But it will make the circuit 
more complicate due to the offset problem, gain error and non-linear behavior etc. 
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Another method to reduce the in-band noise without using higher resolution quainter is 
oversampling. Oversampling occurs when the sampling frequency is greater than the 
Nyquist rate (fs > 2*Bandwidth). An oversampling ratio (OSR) is defined as 
OSR = (2.3) 
2*BfV ^ ) 
Under oversampling, the quantization noise power over the band of interest is reduced 
to 
„ 2BW A' AV 1 ^ 
p = kldf = = (2 4) 
^ 丄 fs OSR 12(0双 J 、) 
• Therefore, doubling the OSR can decrease the quantization noise floor by 3dB. That is 
increase the resolution by 0.5 bits is obtained. Obviously, the idea is spreading out the 
quantization noise over a wider frequency band. 
Certainly, oversampling is not an efficient method to achieve high resolution, but it is 
necessary condition when performing noise shaping which can further reduce the 
in-band noise greatly. 
2.3.3 Noise Shaping 
In aZA modulator, a negative feedback path is introduced after the quantization stage. 
Figure 2.5 shows the linear model of a SA modulator. At the low frequency, the 
negative feedback makes output y(n) track input u(n) closely as the amplifier loop gain 
is very high. It results a reduction of noise at low frequency with respect to its Noise 
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Transfer Function (NTF). Since the loop gain is low at high frequency, no noise is 
reduced at high frequency. 
e(n) 
u ( n ) — H ? ) — • H ( z ) — — K ± > - p - y ( n ) 
Figure 2.5 Linear model of sigme delta modulator 
Equation 2.5 is the transfer function used to describe the relationship of input signal, 
output signal and noise signal. 
⑴+ 咏） （2.5) 
In equation 2.5, there are two functions used to explain the phenomena of noise 
shaping. They are Signal Transfer Function (STF) and Noise Transfer Function (NTF) 
as shown in equation 2.6 and 2.7 respectively. 
STF 二 嚷 ( 2 . 6 ) 
U{z) \ + H{Z) 、) 
- NTF:幣二~~^ (2.7) 
E{Z) \ + H{Z) 、” 
Obviously, if the H(z) is chosen such that its magnitude goes to infinity over the band 
of interest, then NTF(Z) will go to zero at that band and STF(Z) will become unity. It 
indicates that the quantization noise over the band of interest is greatly reduced. 
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2.3.4 Performance Parameter 
In order to evaluate the performance of the lA modulator, frequency spectrum will be 
computed from the output code of the modulator. In the spectrum, the most concerned 
parameter is Image Rejection Ratio (IRR). Also, Signal to Noise and Distortion Ratio 
(SNDR) and Effective Number of Bit (ENOB) are the critical dynamic performance 
parameters. 
Image Rejection Ratio (IRR), it is defined as the ratio of desired signal's magnitude to 
image's magnitude. 
Signal to Noise and Distortion Ratio (SNDR) value (in dB) is defined as the ratio of 
signal power to the total power of the in-band noise floor and harmonics. In this work, 
SNDR will be used instead of SNR that do not consider the power of the harmonics. 
Effective Number of Bit (ENOB) is a parameter based on the SNDR, it can be 
calculated from the SNDR by the following equation: 
ENOB (bit) = (SNDR -1.73) / 6.02 (2.8) 
2.3.5 Circuit Design of ZA modulator 
lA modulator can be implemented by two methods: Switched Capacitor (SC) 
[4],[6],[7] and conventional active-RC (continuous time) [5],[8]. In general, most 
integrated circuit implementation of ZA A/D converters uses SC circuit because it is 
compatible with modem VLSI CMOS fabrication process. Also, its pole-zero 
locations are set by capacitor ratio which are highly accurate. However, this work will 
choose SC for the circuit design of SA mdoulator 
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2.3.6 Case Study 
A first order SA modulator will be demonstrated in order to illustrate the real 
implementation of noise shaping by SC circuit and describe how to evaluate its 
performance. 
2.3.6.1 Transfer Function 
In order to perform baseband AID conversion, NTF(z) shall have a zero at DC (i.e., 
z=l), so that the quantization noise is high-pass filtered. A transfer function (equation 
2.9) of discrete time integrator is suitable to the requirement because it has a pole at 
z=l. 
= (2.9) 
z - 1 
•• Figure 2.6 shows the block diagram of first order SA modulator. In time domain view, 
the average value of the integrator's input must exactly equal to zero because the 
integrator has infinite dc gain. That is, the average value of y(n) must equal the average 
value of u(n). 
Quantizer 
u(n) Z-1 - - • J " •y(n) 
. Figure 2.6 Block diagram of first order lA modulator 
In this system, the STF(z) and NTF(z) are shown below: 
STF = z-' (2.10) 
NTF=^\-z-\ (2.11) 
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In which, the STF is a delay and NTF performs a high pass function. 
2.3.6.2 Noise Analysis of First Order lA Modulator 
Ideally, the noise floor is same as the Noise Transfer Function. Power of quantization 
noise floor can be found by letting z = ^^^ substituting it into NTF as show 
below. 
e河 Ifs —e-河Ifs �（ 
= X 2 je-J 魂 
2J 
、fs) 
\NTF{f} = 2sinU] (2.12) 
. The quantization noise power over the frequency band from 0 to BW is: 
Pe = T f X 丄 f — T = (2.13) 
- I W f s ) 乂 力 36 t / J 36{OSRr 
Therefore, the maximum Signal to Noise Ratio (SNR) is 
氣 x = 1 0 1 o 抖 l O l o g f i ^ / 兵 ] 
咖X \ P J \ 2 / 36(05i?)^J (2.14) 
. = 6 m N - 3.41 + 301og(05i?) 
From the equation 2.14, it can see that extra 9dB SNR gain for each doubling of OSR. 
Figure 2.7 shows the general shape of first order noise shaping. The noise power 
within the band of interest is decreased. Also, the out-of-band noise is increased. By 
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increasing the noise shaping order, the quantization noise within the interested band 
will further be reduced. 
|NTF(f)丨 r. . ^ • 广 F i r s t order 
i ‘  
^ ^ No noise shaping 
I " . 
0 BW fs/2 
Figure 2.7 Quantization noise spectrum of first order noise shaping 
2.3.6.3 Circuit Level Implementation: 
The first order SA modulator realized by SC technique and its two phase clock are 
shown in Figure 2.8. In phase 1，the input is sampled and the comparator decision is 
made. In phase 2，the input is delivered to the integrator's accumulating capacitor 
along with the result of the comparator decision. 
Ci 
HI—n 
Vi 0 ！1 II S- [ N v [ N ^ 
1 = — — Latch on fall 
/ r \ _ r \ _ r \ •  
V™, -v„, 
Figure 2.8 SC realization of first order ZA ADC and its clock phases 
Practically, increasing OSR can increase SNR, but it is not linearity. The linearity of 
the converter is limited by the feedback DAC. Any error introduced by the DAC adds 
directly to the input and cannot be suppressed by the modulator. So, a 1-bit DAC is 
prefer because it is inherently linear as it has only two output levels and any non-ideal 
effects can be treated as offset, full-scale or gain error. 
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2.4 Choice of Architecture: Lowpass or Bandpass? 
In the modem VLSI, it is natural trend to move as many analog functions to digital 
domain because the analog circuit is more application specific and difficult to reuse. 
The advantage of digital domain comes from the flexibility in Digital Signal 
Processing (DSP) where different functionality can be implemented in software. So, it 
is a natural trend to adopt superheterodyne receiver with A/D conversion at IF stage, 
but the cost may be worthless and it will be discussed later. 
Receiver with EA modulator for A/D conversion of IF signal can be divided into two 
categories: The complex lowpass LA modulators with integrated IF mixer [1], [5], 
[8]-[10], and the bandpass architecture [3], [6] [11]. The next paragraph will discuss 
their property. 
[1,0, -1,0] @fs 
I [0,1,0, -1]@fs 
fs k g ^ Q 
Figure 2.9 Bandpass topology 
In the bandpass architecture (Figure 2.9)，digitization will be carried out at IF stage. 
The digitized IF signal will be downconverted into baseband by passing through an 
in-phase (I) and quadrature-phase (Q) channels in digital domain. Normally, the 
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Figure 2.10 Lowpass topology IF-to-BB 
For the counter part, lowpass architecture (Figure 2.10), digitization is performed in 
the baseband. In this architecture, IF signal is first downconverted into baseband by 
the integrated mixer and then the digitization. Applying the relationship offiF and fs as 
in (2.15), the IF mixer can be implemented by simple switching as shown in Figure 
2.11. 
( n 
‘ f i F = n±— L (2.15) 
V ^ J 
where n is an integer; 
fiF is the IF signal frequency; 
fs is sampling frequency 
when time is 0 when time is t, when time is tz 
丨 p c 
衷 】 • • 讚 魁 
ti t2 U when time is U when time is ts 
Figure 2.11 Transient flow of mixing effect and its clock scheme 
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Since alternate samples of the input are set to zero for I and Q channels by the mixer, 
the sampling frequency of the I and Q submodulators can be reduced to fs/2. It should 
be noticed that alternate zeros must be inserted to the modulator outputs in manner in 
order to correct the phase difference. 
Compared with the bandpass approach, the complex lowpass modulator has the 
advantage of lower power consumption. Here are the reasons 
(i) The sampling rate of I and Q channel's submodulator are half of the bandpass 
counterpart 
(ii) The modulation order of each submodulator is half of the bandpass one for the 
same order of quantization noise shaping. 
Suppose each of them will save the power by half and the power consumption is 
I' 
double by two due to the need of doubling submodulator. Therefore, overall power 
consumption of lowpass complex modulator is saved by half when comparing with 
bandpass ones. 
By the strength of power saving, lowpass topology is very attractive to the mobile 
application especially more and more luxury periphery is implemented nowadays. For 
example, color screen, camera, radio, organizer and exciting game etc have became 
the basic elements of a mobile phone, but the size of mobile so as the battery cannot 
. increase. It means that the reduction of circuit's power consumption is critical in future 
development. Therefore, the lowpass complex architecture will be the best choice for 
receiver. 
However, this complex modulators have a well known drawback of the I/Q mismatch, 
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which will adversely affect its image rejection ratio and thus the signal-to-noise (SNR) 
ratio [6], [12]. This image rejection problem becomes more important if the IF signal is 
to be converted to another IF near DC (in order to avoid DC offset and 1/f noise), 
because the image can be from an adjacent strong radio channel instead of being the 
mirrored version of the desired signal itself. The next section will describe what image 
rejection is. Then, it is easier to understand where the image problem comes from and 
how to reduce it. 
2.5 l/Q Modulation and Image Rejection. 
The Image problem is directly related to the I/Q modulation, so an introduction of the 
quadrature signal and then the I/Q modulation will be described first. 
2.5.1 Quadrature signal 
Quadrature signals are base on idea of complex number. That is, it is a two 
dimensional signal including real part and imaginary part. In the view of 
communication, these parts will be expressed as in-phase and quadrature phase. Figure 
2.12 shows the complex frequency domain representation of sine and cosine. 
•Img Img 
� .Real � A ，Real 
^ ^ z 又 z 
(0 V CO 
cos(coiFt) sin((OiFt) 
Figure 2.12 Complex representation of sine and cosine 
A trigonometric form always used to describe a quadrature signal in communication 
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Figure 2.13 Trigonometric format of a real signal 
2.5.2 l/Q Modulation 
The goal of quadrature sampling is digitize an analog IF signal and translate it into 
baseband. I/Q modulation (Figure 2.14) is a well-known system employing quadrature 
sampling technique. In this system, two sinusoidal oscillators with 90° phase 
difference are used to perform quadrature decomposition and it is called quadrature 
oscillator. Signal spectrum along the system will be shown in order to understand its 
principle. 
__ COS(27lfiFt) 
XiF ⑴ 一 sin(27if,Ft) 
Figure 2.14 Quadrature sampling system - I/Q modulation 
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Figure 2.15 shows the goal of this system. Ideally, only the desired signal in the 
continuous spectrum is digitized and downconverted into the baseband. After passing 
through a lowpass filter, the signal is extracted for further processing. 
XIF{CO) XBB(O)) 
I f 
——L+j——r^ > (0 ^ ^ • 0) 
-(0|F 0 (0|F 0 
Incoming IF signal Desired baseband signal 
Figure 2.15 Goal of the I/Q modulation 
Figure 2.16 shows the spectrum of signals along the I and Q channel In the upper path, 
the signal is mixed with cosine function, so it gives an in-phase output signal. In the 
other hand, the signal in the lower path is mixed with a sine function, so it results in 
, quadrature-phase. By complex adding of their output (I-j*Q), image are removed and 
only desired signal remained. 
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Figure 2.16 Spectrum of signals along the I and Q channels 
From the process in Figure 2.16, it can imagine that if the shape of band in I and Q 
channels are not identical to each other, the image signal must be remained finally and 
it will distort the desired signal. This distortion is classified as image problem and such 
‘ mismatch can come from the gain or phase imbalance between the channels. 
2.6 Image Rejection in SC EA Complex Topology 
As mentioned before, the lowpass I/Q complex l A Modulator suffers a well known 
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I/Q mismatch problem. After describe the topology of IF-to-BB part and the 
architecture ofA/D converter, this section will discuss the image problem created from 
the capacitor mismatch between the I and Q channels. 
f；办1 
耀:t 
冷 1 _ r \ _ r \ _ 
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卜�“L^p 俗 r\ r\ 
^ 11 
Cf " <|(2 
Figure 2.17 A traditional IF-to-BB SC ADC and its clock scheme 
Figure 2.17 shows a traditional architecture of IF-to-BB SC EA converter and its clock 
waveform. The input of this system is an IF signal and the output will be two digital bit 
streams of I and Q channel. 
The capacitors in ZA modulator are used to define the loop filter coefficient in the 
transfer function. In another word, it is like gain stage. The following paragraphs will 
discuss the effect of capacitor mismatch in each part of system. 
In this work, the I/Q mismatch of capacitor pair at first stage's sampling capacitor and 
feedback capacitor is concerned. As an input stage of the signal, the capacitor pairs are 
22 
outside the loop filter, any imbalance of them will become gain mismatch. 
2.6.1 High Level Simulation 
A high level simulation by MATLAB SIMULINK is done in order to evaluate the 
serious of this mismatch. In this simulation, a Delta Sigma ToolBox version 6.0 [14] 
designed by Richard Schreier is used to model the SA modulator. Figure 2.18 shows 
the block diagram of the traditional complex ZA A/D converter used in SIMULINK 
simulation. Figure 2.19 shows the clock scheme for the pulse generators.This 
simulation will simulate the gain mismatch due to the sampling ciapacitor pair. A gain 
block is used to model the gain mismatch. In ideal case, the gain blocks of I and Q 
channels will equal to 1. 
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Sine Wave1 n • ^ ~ 1 
� Switch  
」I—I L. I I 
Pulse ‘― • 1 〉 • Inl Oull y 
Oain1 To Woikspace 
^ H ^ 1 CIFB_3ord«rJ 
�U L SvMitoh2 
Pulse 
Generate i2  
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Figure 2.18 Block diagram of the traditional complex ZA ADC 
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Pulse generator 1 
Pulse generator 2 
Pulse generator 3 
Pulse generator 4 
time 
0 1 2 3 4 
Figure 2.19 Clock scheme for the traditional complex lAADC 
Table 2.1 summaries the setting of the modulator. The sampling frequency of the 
modulator is set to 1 Hz. So, in order to suit the relationship in equation 2.15，the input 
IF is set to (1/4) Hz with 1/(2*OSR) signal bandwidth. The pulse generators will 
perform the quadrature decomposition and downconversion effect. By complex 
adding the output y and yl , a spectrum will be shown for performance evaluation. 
Parameters Value 
Intermediate frequency (IF) 1/4 
Signal bandwidth 1/(2*0SR) 
Sampling frequency (fs) 1 
Oversampling ratio (OSR) 107 
Order of IA Modulator 3 
Number of bit in quantizer 1 
NTF outer band gain 1.5 
Topology Cascade of integrators, feedback form 
Modulator's center of frequency 0 (i.e. all zero at DC) 
Table 2.1 Setting of the modulator 
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Figure 2.20 and 2.21 show the results of ideal case and 1% gain imbalance. Obviously, 
a significant image appears and it is 46 dB below the desired signal. From this ideal 
simulation, it is believable that the mismatch of capacitor can distort the performance 
seriously and it cannot be ignored. 
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Figure 2.20 Ideal simulation result 
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Figure 2.21 1% of gain imbalance between I and Q channel 
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Image Rejection Ratio VS mismatch percentage 
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Figure 2.22 Image rejection ration versus the percentage of gain mismatch 
Figure 2.22 plots the image rejection ratio versus the percentage of gain mismatch. 
From this graph, it shows that there is a sharp drop of image rejection ratio (IRR) even 
if the mismatch is several percentages only. Therefore, a possible solution must be 
found in order to reduce any capacitance imbalance. 
2.6.2 Discussion 
Normally,'this kind of mismatch is caused by the process variation or non-identical 
� parasitic capacitor in layout. Designer may reduce the imbalance parasitic effect by 
using layout technique, like symmetrical floor planning. But, it cannot guarantee the 
performance just like the thickness of the wafer cannot be uniform. Recently, Dynamic 
Element Matching [11]，[15] has been proposed to correct the gain and phase errors 
between the circuits in the I and Q feedback paths of the modulator. But those solutions 
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are partial. 
Mismatch of all other components between the I and Q channels will not have a great 
effect on the image rejection because they are inside the loop filter which will suppress 
those variation by noise shaping function of modulator. If there are internal feedback 
DAC capacitors, then their mismatches will experience at least the first order high pass 
filtering. 
For the mismatch of differential components, mismatch of them do not relative to the 
I/Q mismatch and will be suppressed by the common-mode rejection of the 
operational transconductance amplifier (OTA) used. Therefore, it will not affect the 
image rejection of the modulator. 
» 
This work tries to find a circuit level solution to solve the mismatch problem at the 
input stage's sampling and feedback capacitor pairs. 
2.7 Summary 
In this chapter, the background theory of receiver's IF-to-BB part and lA modulator 
are introduced. The mismatch problems of sampling capacitor pair at the first 
integrator stage are discussed. Since this potential problem of mismatch will degrade 
the performance and cannot be ignored, this project will try to find a possible circuit 
level solution to minimize this effect. 
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Chapter 3 
Capacitor Sharing Architecture 
3.1 Introduction 
In this chapter, a new circuit architecture is proposed to solve the mismatch problem 
mentioned in the previous chapter, that is, the mismatch problem in first stage 
sampling and feedback capacitor pair. Apart from solving the gain mismatch arisen, 
the proposed architecture can also guarantee the circuit free of phase imbalance 
between I and Q channels. 
3.2 Proposed mismatch free SC complex SA 
Modulator 
Figure 3.1 and 3.2 show the proposed I/Q mismatch free switch-capacitor (SC) 
complex SA modulator and its clock phases respectively. The main idea of the 
proposed architecture is the sharing of input's sampling capacitor, feedback capacitor 
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and the mixer for I and Q channel. Obviously, the mismatch problem no longer exists 
as there is only one pair of capacitor now. 
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Figure 3.1 Proposed architecture of complex CS IF-to-BB ADC 
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Figure 3.2 Clock scheme of the proposed architecture 
A 1-bit third order modulator has been chosen to demonstrate the proposed idea, but 
the proposed idea is also valid for any 1-bit second-order or high-order single-loop 
lowpass modulator topology, with or without internal feedback. 
3.2.1 Principle of Operation 
In order to illustrate the working principle of the proposed architecture, a flow of 
diagrams (Figure 3.4 to Figure 3.11) along a complete clock cycle will be used to 
demonstrate the operation procedure. For simplicity, only front end to first integrated 
part (Figure 3.3) is used in the demonstration. 
At the beginning (Figure 3.4)，a differential IF input voltages are donwnconverted by 
the switching mixer with action "1" and sampled by the capacitor pair Cs and Cs’ at 
rate of fs which is the frequency of ^A. The sample is injected to the Q-channel 
submodulator when ^A becomes zero (Figure 3.5). The process will be repeated for 
the next ^A (Figure 3.6 to Figure 3.7)，but the sample aimed to transfer to the I-channel 
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submodulator. Please note that two channels are received their sample under straight 
forward's mixing (action “1) within a period of (|)1 which is the frequency of ZA 
modulators. 
Figure 3.8 to Figure 3.11 shows the flow of successive two period of ^A. The 
procedure is same as the Figure 3.4 to Figure 3.7's except the switching mixer is 
performing crossing effect. That is action “-1”. After this step, the whole circuit will 
repeat switching again from Figure 3.4. 
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Figure 3.3 Font end to first integrator part of the proposed architecture 
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The following table summaries the distribution of input samples within a complete 
clock cycle. 
Channel Sample 
I ViF(ti) , -ViF(t3), ViF(t5)，-ViF(t7) 
Q VIF(T2)，-VIF(T4)，VIF(T6), -VIF(T8)  
Table 3.1 Distribution of input samples 
According to the Figure 2.11, this sampling process will perform a complex 
IF-to-baseband conversion. Therefore, the subsequent SA modulators will be the 
lowpass type. 
Remained stages of modulators and comparator operate at a clock rate of fs/2 which is 
the global clock of modulators in the traditional architecture (Figure 3.1). That is 
and 
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The prominent feature of this proposed complex l A modulator, which differentiates it 
from the traditional one, is that it uses only one pair of sampling capacitors and 
feedback capacitors. Those pair of capacitor is time shared between the I and Q 
submodulators. They are used for I channel during (|)A1 and (|)A3, and for Q channel 
during (t)A2 and (t)A4. 
Since more clock signals are required for the modulator, the relative phase errors 
between clock phases: (t)A3 and may affect the image rejection of the 
modulator. This problem is solved in the clock scheme [16] which allows the falling 
edges of (|)A occur slightly earlier than those of (|)A 1, ^A 2，^A 3 and ^A 4. So that the 
sampling instants are aligned to the falling edges of the clock signal 小八 only. 
Therefore, when the frequency of the clock signal 伞八 is fixed, the sampling instants 
will be uniformly spaced in time independent of which sampling switch being used. 
Although the proposed architecture can eliminate the mismatch problem being 
concerned in this work, there is a trade off in the design. As seen from the previous 
illustration, the sampling time at the input stage is halved when compare with the 
traditional architecture. It means that the sampling time and charge transferring time is 
halved in the input stage. 
3.3 Justification of the Proposed Idea 
A high-level simulation is done by MATLAB SMULINK in order to verify the 
proposed architecture. Figure 3.12 and Figure 3.13 show the block diagram of the 
proposed complex SA modulator and its clock scheme. Comparing with the traditional 
architecture, there is only one sampling path in the system. In the new clock scheme, 
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the sampling duration is halved when compare to the traditional one (Figure 2.17). 
Also, the lA modulator used in the system is same as the traditional one used in Table 
2.1. 
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Figure 3.13 Clock scheme for the proposed complex ZA ADC 
In this simulation, a 1% capacitor pair mismatch is performed. It indicates the 
capacitance ofl-channel is 1.01 times larger than the capacitance ofQ-channel. Figure 
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Figure 3.14 High level simulation result of proposed architecture 
I' 
From the spectrum, there is no image component at the image frequency. So, the 
proposed idea is verified. The next chapter will describe how to implement the 
proposed architecture by MOSFET. 
3.4 Summary 
In order to minimize or eliminate the mismatch problem arisen in the previous chapter. 
A mismatch free idea is proposed and presented in this chapter. The idea is sharing of 
capacitor pair between I and Q channel. A high level simulation is conducted to verify 
it is able to reduce the mismatch problem. This technique will accompany a specific 
clock scheme which is capable to increase the accuracy of the 90�phase shift of the 
first integrator sampling instant. But the trade off of the proposed technique is the 
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i sampling period of the first stage integrator is halved compared with the traditional 
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Transistor Level Circuit Design 
t-
4.1 Introduction 
In this chapter, the detail circuit design of a order IF input SC lA modulator with 
the proposed capacitor sharing technique is discussed. The Cadence Spectre 
simulation results of the components and the system are presented. 
4.2 Design of EA Modulator 
Sigma Delta Modulator is the core component in the design because it is responsible 
for the A/D conversion. It is capable to provide a high resolution within a narrow 
bandwidth by the benefit of oversampling and noise shaping. According to the 
background theory in chapter 2, the design of lA Modulator is defining the Signal 
Transfer Function (STF) and Noise Transfer Function (NTF). In this work, "The 
Delta-Sigma Toolbox 6.0” [14] in MATLAB is used to generate and analyze the STF 
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and NTF. This section will describe the flow of generating the modulator coefficient 
and then implement it by transistor. 
4.2.1 Specification of SA Modulator 
In this work, the IF is located at 10.7MHz with signal bandwidth 200kHz. Recalling 
the equation 2.15 and setting n equal to 0. The sampling frequency will be 42.8MHz 
which results a 107 OSR. A S'd order EA Modulator with Cascade of Integrators, 
Feedback form (CIFB) is chosen. 
Parameters Value 
Intermediate frequency (IF) 10.7MHz 
Signal bandwidth 200kHz 
Sampling frequency (fs) 42.8MHz ( = 4*fiF ； as n 二0 in eqt 2.15) 
Oversampling ratio (OSR) 107 
Order of SA Modulator 3 
Number of bit in quantizer 1 
NTF outer band gain 1.5 
Topology Cascade of integrators, feedback form 
Modulator's center of frequency 0 (i.e. all zero at DC) 
Table 4.1 Specification of the lA modulator 
Table 4.1 summaries the specification of the lA modulator. By using the Delta-Sigma 
Toolbox, NTF of this specification can be generated and then the coefficients of the 
topology can be calculated. Moreover, the toolbox can be used to analyze its 
characteristic. 
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Equation 4.1 shows the generated NTR It indicates that all zero are located at dc and 
the poles are at 0.6694，0.76543土0.2793 li. Figure 4.1 shows its corresponding 
magnitude responds. The fixed line is the NTF and the dashed line is STF. The thicker 
blue line in Figure 4.2 represents the signal bandwidth. 
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Figure 4.2 Zoom in view of figure 4.1, blue line is bandwidth 
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Normally, the greater the NTF outer band gain, the lower the noise floor in band of 
interested. But it also makes the modulator go into unstable stage easier. Generally, the 
rule of thumb for a stable 1-bit high order modulator is setting the gain less than or 
equal to 1.5 [2]. 
In the toolbox, a SNR prediction and SNR simulation functions are used to evaluate 
the performance. Figure 4.3 shows their results in which the blue circle indicate the 
simulated SNR results and the black line is the prediction of SNR over a range of input 
level, From the simulation, the peak SNR is 100.2dB when input amplitude is -2.9dB 
and the maximum input amplitude without instability is -2.54dB (i.e. 0.7467V). From 
the equation 2.8, 100.2dB SNR can provide 16 bits resolution. But this simulation is 
more or less idealistic, so the effective number of bit should be lesser. 
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Figure 4.3 Prediction (black line) and simulation (blue circle) of SNR 
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Figure 4.4 shows the topology of single input cascade of integrators, feedback form 
(CIFB) and the model of comparator respectively. CIFB is chosen because its STF 
contains no high-frequency peak as comparing with the feedforward form, which may 
overload the modulator. The trade off of using CIFB is requiring larger integrator 
swing because the additional feedback paths will make the integrator output contains 
more quantization noise. 
The comparator model in Figure 4.5 will quantize the output to “1” or “-1” bit stream 
as well as comparing the input with the common mode level. 
a > - ,  
biW I  
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Figure 4 A Topology of single in CIFB 
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‘ Figure 4.5 Comparator model 
Table 4.2 summaries the coefficients used in the system. In circuit level, the 
coefficients are implemented by the ratio of capacitor. It is illustrated in Figure 4.6. 
Coefficient "a" is defined as the ratio of feedback capacitor Cfw to integrator capacitor 
CiN (N= 1,2). The coefficient "b" denotes the ratio of input sampling capacitor Csi to 
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Cil. Finally, the coefficient "c" represents the gain factor. That is the ratio ofCs2 to Ci� . 
The large gain of c(3) is ignored in circuit design because it can be handled by the 
comparator with adequate resolution. 
Coefficients of CIFB in figure 4.5 
a = [0.1405 0.2640 0.2316] 
b = [0.1405 ] 
c = [ 0.2869 0.3160 3.4530] 
g = [ 0 . 0 0 0 0 ] 
1. 
Table 4.2 The coefficients of CIFB used 
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Figure 4.6 Implementation of coefficient 
The coefficient "g" is any internal paths inside the system which is used to move the 
NTF zeros along the unit circle. Since all zeros are located at DC, there is no such 
feedback path in the circuit. 
After deciding the coefficient of the SA modulator, the next step is transistor level 
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construction of the corresponding system. The following sections will describe the 
detail of those components and then the whole system in transistor level. 
4.3 Design of Operational Amplifier 
Integrator is the most critical component in the modulator. Operational amplifier 
(OpAmp) with switched capacitor technique can act as an integrator to implement the 
transfer function. AMS 0.35|^m model is used in this design and simulation. 
4.3.1 Folded-cascode Operational Amplifier 
The amplifier is implemented by folded-cascode topology (Figure 4.7) because of its 
high speed, high output swing and same common mode level between input and output. 
The amplifier has an NMOS input stage to increase the transconductance and then the 
• drive capability. 
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Figure 4.7 Folded-cascode operational amplifier 
In order to reduce the finite Opamp gain problem, the low frequency gain has a 
relationship with OSR as shown in equation 4.2 [3]: 
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A �^ (4.2) 
n 
Typically, designer is required to ensure the Opamp gain is at least twice the OSR. 
For the stability issue, the unity gain frequency should be 5 times greater than the 
modulator operating frequency and the phase margin should be larger than 60°. Also, 
the settling time should be set to less than half of the sampling period in prevent from 
any signal distortion. 
The loading capacitance of the three amplifier stages are difference, they are around 
4.4pF, 2.4pF and 2pF for the and stage respectively. So, two amplifiers are 
designed for the stage and remained stages. 
• During the design of amplifier (Figure 4.7)，the balance among M2, M3a/b，M6a^ 
transistors are very important because M2 and M6a/b are current sink and M2 is 
current source. They control the amount of current drawn in relationship of equation 
4.3. 
Imalb : Im2 + IM6alk (4.3) 
So, any mismatch among them during fabrication may degrade the overall 
performance. In order to make the amplifier more resist to the process variation and 
then increase the yield, the W and L size of those transistors will be several times 
larger than the minimum size. Also, the over-drive voltages of them are a little larger 
than enough. It is about 200mV to 300mV. But it is a trade off with the output swing. 
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4.3.2 Common Mode feedback 
In practical, the output common mode voltage level of an amplifier may not be the 
same as the input's no matter it is in a feedback application. In switched-capacitor 
circuit, the consistent common level is critical because it is the global reference point 
of charge sampling and transferring. Therefore, a common-mode feedback (CMFB) 
circuitry will be added to detect the output common-mode voltage and control it to the 
specified voltage. 
There are two approaches for the CMFB: continuous time (CT) approach (Figure 4.8) 
and switched-capacitor approach (Figure 4.9). Since the continuous time CMFB has a 
limiting factor on maximizing the signal swing and the switched-capacitor one is more 
specific to the SC circuit, the latter approach is adopted in this work. Moreover, the SC 
approach can provide a larger output swing and only consume very less power. But the 
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Figure 4.9 SC-CMFB 
Figure 4.10 Clock waveforms for SC-CMFB 
Figure 4.9 and 4.10 show the circuit of the SC-CMFB and its clock waveform. The 
capacitor Cc is used to generate the average value of output. The capacitor Cs upper 
plate will switch between the Cc upper plate and the common mode level. The Cs 
lower plate will switch between Cc lower plate and the desired control voltage which 
originally is the bias of the amplifier current sink. Under a charge "rebalance" action, a 
feedback voltage at the bottom plate of Cc will then feed to the amplifier current sink 
to adjust the output voltage dc level to the common mode ones. 
Normally, the capacitance of Cs will be one-quarter the sizes of the Cc. A very small 
Cs will make the circuit take multiple clock cycles to run functional correctly and if the 
Cc size is too large, the CMFB will have a low pole which will interfere with the 
correct frequency response. 
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A transmission gate is used in the switches which near the Cc in order to accommodate 
a wider signal swing. The remained switches are implemented by NMOS switch 
because one of its terminals connects to a dc voltage. Normally, the switches are in 
minimum size. 
4.3.3 Bias Circuit 
In the folded-cascaded amplifier schematic as shown in Figure 4.7，two PMOS and 
two NMOS bias voltage are required. Figure 4.11 shows the bias circuit which 
employs the high swing cascade biasing technique. 
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Figure 4.11 Biasing circuit 
Each column of the bias circuit will give a bias voltage. Within each column, it can be 
divided into two parts: current source and bias voltage tuning. A cascade current 
mirror is adopted in order to increase the output impedance. So that it is more tolerant 
to the process variation. The tuning part can be subdivided into two functions. The 
current density (eqt. 4.4) of transistors M2, M3a/b，M4a/b and M5a^ in amplifier (Figure 
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4.7) will be same as the current density of transistors M2', M3', M4，and M5' in 
biasing circuit (Figure 4.11) respectively. This arrangement can improve the matching 
between the amplifier and bias circuit. The remained transistors are in triode region 
acting as a resistor to provide a desired voltage drop across it. To make those resistors 
like transistors are more resisting to process variation, their size (W/L) are turned 
under simulation. Normally, larger the size or higher the current,, the better 
performance can be achieved. 
Current 
• Current density = (4.4) 
隱 V 紐 X 
4.3.4 Simulation Results 
The Op Amp with CMFB and Biasing Circuit is simulated with Cadence Spectre using 
AMS 0.35|im (35B4) model. Practically, circuit is designed robust against all kinds of 
parameter variation. Monte Carlo analysis can be used to simulate a spread of variation 
but it costs time and resource too much. Comer Analysis is an alternative possible 
solution. It simulates the worst case comer instead of choosing parameter randomly. 
The idea of comer for transistor is imaging there is a square plane, the typical value of 
a transistor model should be at the center, then the parameter at the four comer will be 
extracted as an extreme case for the model. The most obvious variation of the comer 
model is the difference in threshold voltage. 
The comer analysis adopted in this work will mainly focus on the transistor model 
because it seems that the variation of transistor model will contribute the most 
significant performance change. Also, it is admitted that it is possible that there is no 




The default transistor model and temperature for simulation is typical (TM) and 27 
respectively. Transistor process comers including: typical (TM), worst case speed 
(WS), worst case power (WP), worst case one (WO) and worst case zero (WZ). Table 
4.3 lists the set of comer being used in the simulation. The comer 1 is the typical case. 
Corner MOS Temp 
1 TM T f 
2 TM 0 � 
3 TM 85O 
4 WS i f 
5 WP 27� 
6 WO 27O 
7 WZ 27� 
Table 4.3 The combination of corner analysis used 
Table 4.4 to 4.6 summary the Cadence Spectre simulation results of the two amplifiers 
with their corresponding capacitor loading. That is 4.5pF, 2.4pF and 2pF loading for 
first, second and third stage amplifier. 
From the table 4.4，the first stage amplifier achieves a low frequency gain of 71dB 
with unity gain frequency of 134MHz with phase margin 57° in typical model. The 
comer analysis shows the performance variation is acceptable. 
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^^TAll First stage amplifier, loading 4.5pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin I ® 
1 71 134 57 
2 72 140 57 
3 71 125 57 
4 72 91 55 
5 69 205 59 
6 71 108 56 
7 71 166 59 
Table 4.4 Summary the performance of OTA 1 with 4.5pF loading 
" F o r typical model, the second stage amplifier achieves 71dB，144MHz and 55° for low 
frequency gain, unity gain frequency and phase margin respectively. Also, the third 
stage amplifier achieves 71dB, 158MHz and 53° for low frequency gain, unity gain 
frequency and phase margin respectively. Their performances also not vary much for 
the comer analysis. Therefore, the amplifiers should be capable to resist the process 
variation. 
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OTA2 Second stage amplifier, loading 2.4pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin / ® 
1 71 144 55 
2 71 149 55 
3 70 133 56 
4 71 97 54 
5 68 219 58 
6 70 112 55 
7 70 182 57 
Table 4.5 Summary the performance of OTA 2 with 2.4pF loading 
|)TA2j Third stage amplifier, loading 2pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin / ® 
1 71 158 53 
2 71 164 53 
3 70 147 53 
4 71 107 51 
5 68 242 55 
6 70 126 52 
7 ‘ 70 198 55 
Table 4.6 Summary the performance of OTA 2 with 2pF loading 
From the simulation, the OTAl has an output swing of 1.7V and 0TA2 has an output 
swing of 1.8V. The power consumption of OTAl and 0TA2 are 3.77mW and 2.55mW 
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respectively. This power consumption is including the amplifier, bias circuit and 
common-mode feedback. 
4.4 Design of Comparator 
Comparator is the next major component in a modulator. It compares the differentiate 
output of the last stage integrator and controls the digital-to-analog (DAC) switching. 
In lA modulator, the comparator offset and hysteresis problem will not distort the 
modulator performance obviously because the noise shaping effect will attenuate them 
as same as the quantization noise. Resolution and speed will be the major concern 
when design the comparator 
4.4.1 Regenerative Feedback Comparator 
. In this work, a regenerative feedback comparator with a preamplifier (Figure 4.12) is 
adopted. The preamplifier stage can increase the resolution and minimize the kickback 
noise. Normally, it only has a little gain, like 4 to 10. So that the RC constant will not 
be large and its speed is not limited. 
The track-and-latch stage will start to track the inputs when elk signal transit from low 
to high and the positive feedback regenerates the analog signal to a full scale value. 
The comparison result will then be stored in a D-flip flop for a clock period. The D-flip 
flop will be triggered a little bit delay than the comparator in order to ensure it store the 
correct result. When the elk signal transit from high to low, it will reset the latch part. 
This reset step can help to eliminate the memory effect, i.e. hysteresis. 
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Figure 4.12 Comparator 
4.4.2 Simulation Results 
Simulation is conducted to evaluate the comparator's resolution and its propagation 
delay. In this simulation, the clock is operated at 21.4MHz. A differential sinusoidal 
signal of amplitude ImV, lOmV and lOOmV are fed to the comparator. Figure 4.13 
shows their simulation results. 
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Figure 4.13 Simulation results of the comparator 
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Table 4.7 summaries the performance of the simulation. 




Table 4.7 Summary of the comparator simulation 
From the Figure 4.13，it is found that if the signal difference is very less, a glitch signal 
will appear at the rising edge of the clock signal. For the ImV case, the wide of the 
pulse can be 400ps. In order to ensure the next stage D-flip flop stores the correct result, 
a clock delay of about 800ps is used to trigger the D-flip flop. The power consumption 
. of the comparator under the above condition is listed in Table 4.8. 
Amplitude of Pre-Amp Latch Overall 
differential sinusoidal / m W / mW / mW 
ImV 0.343 1.175 1.518 
lOmV 0.343 1.106 1.449 
lOOmV • 0.345 0.624 0.969 
Table 4.8 Summary of the comparator power consumption 
4.5 Design of Clock Generator 
For switched-capacitor circuit, clock generator is an essential component. The basic 
requirement of the clock signal is non-overlapping. It means that two logical signals 
run in the same frequency, but there is no any duration that both signals are high. In the 
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proposed structure requires ten non-overlapping clock signals. Also, some inversion 
signals are required to drive the transmission gates. 
4.5.1 Non-Overlapping clock generation 
Figure 4.14 (a) is a conventional non-overlapping clock generator and figure 4.14 (b) 
shows its output signals. The inverters in grey color (figure 4.14a) are used to control 
such kind of delay. In SC circuit, particular switch will be switched off a little time 
before in order to ensure the correct charging period. It can be achieved by using a 
delay chain. 
小2 (Di p  
如 d i 
�I d �L _ ^ 
GlobaLclk ^  y ^ � 2 
o . , i r - i 
(h \ d e l a y . 
Figure 4.14 (a) non-overlapping clock generator (b) clock phase 
Figure 4.15 shows the clock delay requirement in the proposed architecture. In which, 
the grey area means the necessary non-overlapping region among the clock signals. 
OAd means it is a little time delay version of OA. 
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Figure 4.15 Clock delay requirement in proposed architecture 
This thesis adopts the clock generator used in [4] and [5]. Referring to the clock 
scheme in Figure 3.2, the clock A and B are generated by the conventional clock 
generator and the clock 1 and 2 are generated by dividing the full-speed clock by four 
using D-flip-flops. To ensure the correct timing of triggering, some trigger signals are 
selected from the basic clock chain, i.e. the one which generate clock A and B. The last 
stage inverters in the clock generator also act as buffers to drive the switches. So, its 
size is larger than other. 
4.5.2 Simulation Results 
A Cadence Spectre simulation is conducted to verify the clock signal. Figure 4.16 
shows the simulation results. The simulation shows that the clock generator can 
perform the requirement of the clock signals. The two blue lines in Figure 4.16 shows 
a complete clock cycle. 
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Figure 4.16 Simulation result of the clock generator 
4.6 Simulation Results of SA Modulator 
Since the first stage sampling clock scheme in proposed architecture is different to the 
traditional one. Two lA modulators with integrated mixer are constructed to evaluate 
this difference. They are exactly the same except one is using the traditional clock 
scheme and the other one is using the proposed clock scheme. 
Figure 4.17. and 4.18 show the frequency spectrum (FFT of 1600 points) of the 
transistor level simulation results. In this simulation, the input signal is a pure 
sinusoidal signal with 500mV amplitude and locates at 50 kHz + IF. The OSR is 107 
with 200kHz bandwidth. 
By comparing the two spectmms, their signals also have the peak of -12dB. Their third 
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harmonic magnitudes are similar, that is -78.8dB and -79.9dB for proposed and 
traditional clock scheme respectively. Also, the SNR of the proposed and the 
traditional one are 63.8dB and 61.9dB. Therefore, it is supposed that the proposed 
clock scheme will not degrade the performance. 
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Figure 4.17 Spectrum of the ZA modulator with proposed clock scheme 
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Figure 4.18 Spectrum of the lA modulator with traditional clock scheme 
f 
4.7 Simulation Results 
A transistor-level simulation is conducted to verify the proposed architecture. Since 
the proposed architecture is designed to solve the capacitor mismatch problem in the 
first stage integrator and those mismatches are mainly due to the imbalance parasitic 
capacitor, process variation and etching, a traditional counterpart is designed as a 
reference for comparison. The traditional architecture is exactly same as the proposed 
one except its mixers and first stage capacitor pairs are not shared. 
In these simulations, a fixed capacitor mismatch condition of 1% is assumed. It means 
that the capacitance of Q channel capacitors are 1.01 times as large as the capacitances 
of I channel capacitors. The input signal is a 650mV sinusoidal located at IF + 50kHz. 
61 
The OSR is 107 with 200kHz bandwidth. 
4.7.1 Proposed Architecture 
Figure 4.19 shows the spectrum of complex adding I and Q channel. 
From the spectrum, the signal level is-15.81dB and the image level is -107.26dB. So, 
the IRR is 91.45dB. The SNRD is 82.63dB and the power consumption of the system 
is 20.75mW. 
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Figure 4.19 Spectrum of the proposed architecture 
4.7.2 Traditional Architecture 
Figure 4.20 shows the spectrum of complex adding I and Q channel. 
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From the output spectrum, the signal level is -15.77dB and the image level is -61.52dB. 
So, the IRR is 45.75dB. The SNDR is 45.75dB and the power consumption is 
20.64mW. 
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Figure 4.20 Spectrum of the traditional architecture 
4.8 Summary 
This chapter has gone through the transistor-level implementation of the order SA 
modulator with the proposed idea of capacitor sharing. The traditional counterpart has 
been constructed too as a reference for comparison. From the simulation of the l A 
modulator with integrated mixer, it shows that the clock scheme used in the proposed 
architecture will result in a similar performance as in the traditional one. Moreover, the 
proposed architecture achieves a higher IRR than the traditional one in transistor level 
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simulation. 
Table 4.9 summaries the transistor-level simulation results. 
Proposed Traditional 
IF 10.7MHz 
Signal bandwidth 200kHz 
OSR 107 
IRR 91.45dB 45.75dB 
Peak SNDR > 82.63dB >45.75dB 
Power consumption 20.75mW 20.64mW 
Table 4.9 Performance summaries in transistor level 
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Chapter 5 
Layout Considerations and 
Post-Layout Simulation 
5.1 Introduction 
In this chapter, some layout techniques employed are described first and then the 
layout considerations of folded-cascode amplifier, clock generator and overall floor 
plan are discussed. Cadence is used as the drawing tool for layout. Post-simulation is 
done to verify their functionality and performance. 
In this thesis, all circuits are designed with a 0.35|im CMOS process (AMS CMOS 
C35B4). It is a four-metal and two-polysilicon process and the wafer substrate is p-. 
5.2 Common-Centroid Structure 
During fabrication, there will be some unavoidable process variations, like the wafer 
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thickness, etching variation at comer or along a straight line. Common-centroid 
technique is a well-known technique used to ensure a good matching during 
fabrication. This technique can employ to transistor, capacitor and resistor. The four 
key rules of common-centroid layout [19] are coincidence, symmetry, dispersion and 
compactness. 
Gate . 
_ r i _ n i — 4 7 1 — r n ~ 
. � / . 
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M2 M1 M1 M2 
Figure 5.1 Common-centroid of two transistors 
Figure 5.1 shows an example of common-centroid structure between two transistors. 
From the figure, the two transistors have the same center point and it is symmetrical 
along the axis. For better etching performance, dummy gates can be added at the most 
left hand side and right hand side. 
\uu 
Figure 5.2 Common-centroid of two poly-poly capacitors 
Figure 5.2 shows another example of common-centroid structure. It is poly-poly 
capacitor. The deeper green color represents the cpoly layer (upper poly layer) and the 
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lighter green color represents the poly layer (lower poly layer). In common-centroid, 
capacitor is constructed by unit cell and equally distributed from the center. That is, CI, 
CI is connected in parallel to model a capacitor. The cpoly layer of the unity cell has a 
I35O angle instead of right angle and dummy poly layer is used to surround the outer 
bound for better etching. 
5.3 Shielding Technique 
In mixed-signal design, the noise coupling is a major concern during layout design 
because it can degrade the overall performance seriously. Actually, the most noise 
source is digital circuit. So, the common method is placing it far away from sensitive 
analog circuit or shielding it. 
5.3.1 Shielding of device by substrate 
In p- substrate wafer, much of the noisy signals are near to the surface. So, substrate 
contact is recommended to surround the transistor. It is a necessary and effective 
method to reduce the noise. N-well can be added between two p+ substrate contacts 
(Figure 5.3) to improve the noise isolation ability [20]. 
. p+ N-well P+ 
p- substrate ^ 
Figure 5.3 Shielding by substrate contact and N-well 
The method of shielding in Figure 5.3 is modeled and shown in Figure 5.4. The p+ 
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lighter green color represents the poly layer (lower poly layer). In common-centroid, 
capacitor is constructed by unit cell and equally distributed from the center. That is, CI, 
CI is connected in parallel to model a capacitor. The cpoly layer of the unity cell has a 
135° angle instead of right angle and dummy poly layer is used to surround the outer 
bound for better etching. 
5.3 Shielding Technique 
In mixed-signal design, the noise coupling is a major concern during layout design 
because it can degrade the overall performance seriously. Actually, the most noise 
source is digital circuit. So, the common method is placing it far away from sensitive 
analog circuit or shielding it. 
5.3.1 Shielding of device by substrate 
In p_ substrate wafer, much of the noisy signals are near to the surface. So, substrate 
contact is recommended to surround the transistor. It is a necessary and effective 
method to reduce the noise. N-well can be added between two p+ substrate contacts 
(Figure 5.3) to improve the noise isolation ability [20]. 
. p+ N-well P+ 
p- substrate  
Figure 5.3 Shielding by substrate contact and N-well 
The method of shielding in Figure 5.3 is modeled and shown in Figure 5.4. The p+ 
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substrate contacts provide lower impedance paths (Z2, Z3) for the noise to ground and 
the n-well provides relative high impedance path (Zl). 
1 
Figure 5.4 Model of the substrate contact and N-well 
5.3.2 Floor Planning 
Figure 5.5 shows a possible floor plan for switched capacitor circuits [2]. The noisy 
priority of those components in Figure 5.5 is listed below: 
Clock lines > Switches > Cacpacitors > Op Amp 
Most noisy — > Less noisy 
In this planning, the noisiest component is placed the most far away from analogy 
component. In addition, N-well and substrate contacts are added in between to reduce 
or absorb the noise. 
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Figure 5.5 Floor plan for switched capacitor circuits 
5.4 Layout of Power Rail 
The concern point during power rail design is the voltage drop across it and the noise 
coupling. In order to reduce the voltage drop, the power rail must be as wide as 
possible to decrease the resistance. 
If noise is coupled to the power rail，it will go through everywhere and degrade the 
system performance. Normally, digital part is the major source of noise, separated 
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power rail for digital part and analog part should be adopted for noise isolation. Any 
overlapping of power rail to signal line, especially the parallel overlapping must be 
avoided. Decoupling capacitor may be useful for grounding noise in power rail. 
Since the power rail should be the longest metal on the chip, the field effect on it must 
be considered. Figure 5.6 shows the bending angle of a metal line. Actually, the 180° 
bend is a good antenna if length is large enough. So, it must not be used. As a reference, 
90° will be better because it is a poor antenna. But 45® turn or less is the best choice. It 
can improve the etching too by avoiding the right angle. This consideration is also 
suitable to any signal line. 
180� I I 
90° 4 5 �I 
Bad Poor Better 
Figure 5.6 Bending angle of a metal line 
5.5 Layout and Post-Layout Simulation of OpAmp 
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Figure 5.7 Schematic of folded-cascode amplifier 
In order to reduce the offset voltage of the amplifier, the input transistors (Mla/b) must 
be identical to each other. So, common-centroid technique is employed to improve the 
matching quality. The current drawn by the Op Amp is sensitive to the variation of M3a 
• and M3b, M6a and M6b, mismatch of them may make the current at the two braches 
are a little difference. So they also adopt the common-centroid structure. 
For fully differential circuit, the differential path should be matched. However, the 
differential components are pair up in layout floor plan. Figure 5.8 shows the floor 
plan of the amplifier and its geographic relationship with biasing circuit and CMFB. 
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Figure 5.8 Floor plan of amplifier and geometry relationship with bias and CMFB 
Table 5.1 to 5.3 describe the post-layout simulation results of frequency response of 
the OTAl with 4.5pF capacitor loading and 0TA2 with 2.4pF and 2pF capacitor 
loading. By comparing with the schematic's performance, their DC gains are almost 
the same, but the unity gain frequency is decreased a little and the phase margin is 
increased. It is because some parasitic capacitances are introduced at the output node, 
it moves the dominant pole a little toward the zero frequency. Since the schematic 
parameters are little over design to withstand the process variation, the overall 
amplifier performances in post-layout simulation are still satisfactory. 
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The power consumption of OTAl and OTA 2 in post-layout simulation are 3.35mW 
and 2.37inW. It is similar to the schematic simulation. 
First stage amplifier, loading 4.5pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin / ® 
1 72 130 60 
2 72 134 60 
3 72 121 59 ： 
4 73 86 56 
5 69 202 62 
6 71 103 60 
7 72 164 60 
‘ Table 5.1 Summary the performance of OTA 1 with 4.5pF loading 
O T ^ Second stage amplifier, loading 2.4pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin / ° 
1 71 136 59 
2 71 140 59 
3 70 129 58 
4 71 91 55 
5 68 214 61 
6 69 110 59 
7 71 174 59 
Table 5.2 Summary the performance of OTA 2 with 2.4pF loading 
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Third stage amplifier, loading 2pF 
Corner DC gain / dB Unity gain frequency / MHz Phase margin / ® 
1 71 149 56 
2 71 156 56 
3 70 142 ,56 
4 71 100 52 
5 68 236 59 
6 69 121 56 
7 71 192 56 
Table 5.3 Summary the performance of OTA 2 with 2pF loading 
5.6 Layout and Post-Layout Simulation 
As discussed in chapter 3, the gain mismatch is mainly due to the parasitic capacitance 
and the fabrication variation. In order to investigate the effect of parasitic capacitance, 
post-layout simulation of two architectures will be carried out. The two layout designs 
will be mostly similar except particular modification which makes the layout more 
reasonable in particular architecture. 
Figure 5:9 is the layout of the chip. The left hand side one is the traditional architecture 
and the right hand side one is the proposed architecture. 
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Figure 5.9 Layout of this work 
The following sections will discuss the floor plan of the architectures and then the 
‘ post-layout simulations will be presented. 
5.6.1 Proposed Architecture 
The floor plan of the proposed architecture is shown in Figure 5.10. 
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Figure 5.10 Floor plan of the proposed architecture 
The floor plan follows the idea of mixed-signal floor plan. That is the noisiest clock 
bus is placed in the middle and then follows the switch and capacitor. The analog 
components are located in the outer side. To minimize the noise injection from the 
clock bus, a ground-shielded guard ring is used to surround it. For the digital clock 
generator, a shielding of substrate contacts and n-well as like Figure 5.3 is used. Since 
there are several clock signals designed for the first stage only, the clock generator is 
located at the front of the first stage integrator. 
The I and Q channel are designed in symmetrical to the clock bus. Analog and digital 
parts have their own supply rail in order to avoid the noise coupling from digital part to 
analog part. The supply rail metals (Vdd, Gnd，Vss) are overlapped to each other to 
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increase the parasitic capacitor in between and then to the substrate. 
Figure 5.11 shows the frequency spectrum of the complex adding of I and Q channel. 
In this simulation the input is a 500mV sinusoidal signal located at IF + 50kHz. The 
OSR is 107 with 200kHz bandwidth. 
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Figure 5.11 Spectrum of proposed architecture 
From the spectrum, the image rejection ratio is 90.8dB. The power consumption is 
19.99mW，in which analog part consumes 17.25mW and digital part consumes 
2.74mW. The SNDR in this setting is 67.3dB. 
5.6.2 Traditional Architecture 
The traditional counterpart acts as a reference, so its layout floor plan is mostly same 
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as the proposed one. Since its first integrator stage is different to the proposed one, 
some modification will be done to make the floor plan more suitable to the traditional 
architecture. 
Figure 5.12 shows the floor plan of the traditional architecture. The clock generator is 
put at the back of the modulator because there are I and Q channel's input mixers and 
capacitors, no more space is available for the clock generator. Actually, this location is 
better because the digital supply rail is shorter now. 
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Figure 5.12 Floor plan of the traditional architecture 
Figure 5.13 shows the frequency spectrum of the complex adding I and Q channel. The 
simulation setting is same as the proposed one. The input is a 500mV sinusoidal 
signal located at IF + 50kHz and the OSR is 107 for 200kHz bandwidth. 
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Figure 5.13 Spectrum of traditional architecture 
From the spectrum, the image rejection is 66dB. The power consumption is 19.81mW, 
in which analog part consumes 17.26mW and digital part consumes 2.55mW. The 
SNDR in this setting is 66.02dB. 
5.7 Summary 
In this chapter, post-layout simulations of the proposed and traditional architecture are 
done. From the frequency spectrum, the proposed architecture gives a better 
performance in IRR than the traditional architecture. Since the difference of the two 
architectures is the input part of the first stage integrator, the major mismatch source 
can be concluded into two parts. The gain imbalance comes from the unevenly 
distributed parasitic capacitance and the phase imbalance comes from the inaccurate 
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90® phase difference between the sampling instant. 
From the simulation results, it shows that the proposed architecture gives a higher IRR 
that the traditional one. Therefore, it is verified that the proposed idea is capable to 
achieve a high IRR by eliminating the gain imbalance and phase mismatch problem at 
most critical parts: the input sampling stage and the feedback DAC. Table 5.4 
summaries the performance of the post-layout simulation. 
Proposed Traditional 
IF 10.7MHz 
Signal bandwidth 200kHz 
OSR 107 
IRR 90.80dB 66.00dB 
Peak SNR > 67.30dB > 66.02dB 
Power consumption 19.99mW 19.81mW 
Chip area 797.8um x 712.5um 814.7um x 7201.lum 





In order to verify the proposed idea, the proposed and traditional architectures 
mentioned in the previous chapter are fabricated. Figure 6.1 shows the die photo of 
the design. In this chapter, the measurement results of the proposed architecture and 
the traditional architecture are presented. PCB design considerations and 
measurement setup will be described first. An analysis of the measurement results 
will be presented at the end of this chapter. 
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Figure 6.1 Die photo of the design 
6.2 Considerations of PCB Design 
A Printed Circuit Board (PCB) is designed to perform measurement of the test chip. 
In order to minimize the noise coupling from digital region to the sensitive analog 
region, separating ground plane for each region is adopted. A common ground pin 
will be located at the digital region and inductor will be used to connect those planes. 
So that, the noise in the digital region will be less pass to the analog region. Also, 
decoupling capacitor will be added in the dc path to minimize the noise. 
Figure 6.2 shows the PCB layout design of proposed and traditional architecture 
respectively. Figure 6.3 shows the complete testing circuit board of proposed and 
traditional architecture. 
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Figure 6.2 PCB design for the proposed (LHS) and traditional (RHS) architectures 
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Figure 6.3 Complete PCB for proposed (LHS) and traditional (RHS) architectures 
6.3 Measurement Setup 
Figure 6.4 shows the block diagram of the measurement setup. The input differential 
IF signal is generated by the LeCroy LW420A Waveform Generator with two output 
channels. A sinusoidal signal generated by the ROHDE & SCHWARS Signal 
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Generator is fed to the circuit as a clock signal to generate all clock signals required 
by the system. The output bit stream is captured by the logic analyzer and it will be 
analyzed by using MATLAB. Figure 6.5 shows the measurement set up. 
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Figure 6.4 Block diagram of measurement setup 
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Figure 6.5 Measurement setup 
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6.4 Measurement Results 
The output data code of the I and Q channels are collected by the logic analyzer and 
import to MATLAB for analysis. Complex adding and Fourier Transform are carried 
out in order to obtain its frequency spectrum. Different magnitude of input is fed to 
the test chip for finding its dynamic range, peak SNDR and the trend of IRR. Power 
consumption is measured too. 
6.4.1 Measurement Results of Proposed Architecture 
In this measurement, the sampling frequency is 42.8MHz and the input signal is 
located at 10.7MHz (%) + 50kHz. The signal bandwidth is 200kHz. Figure 6.6 
shows the frequency spectrum after complex adding of the two channels. Figure 6.7 
describes the IRR and SNDR versus different input amplitude. 
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" Figure 6.6 Frequency spectrum of fs is 42.8MHz 
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Figure 6.7 IRR and SNDR versus input signal amplitude 
From the diagrams, they show that the average IRR is 63dB. Recalling in chapter 2, 
1% mismatch of the first stage sampling capacitor will constrict IRR to 46dB. Hence, 
the proposed architecture can solve the image problem due to the 1% imbalance of 
the first stage sampling capacitor pair. 
From the spectrum, harmonics tones appear in the band of interest. It should be the 
evidence of the finite Opamp gain effect, finite bandwidth, limiting slew rate and the 
fabrication variation in switch size. It results in incomplete charge transfer. Therefore, 
it is believable that the IRR will be better if those performance limiting factors are 
greatly minimized. 
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To minimize the performance limiting factors mentioned in the previous paragraph, 
sampling frequency is decreased. It is because the design will be treated as over 
designed. Then, those performance limiting factors will be relaxed. Sampling 
frequency of 25.6MHz and 12.8MHz are chosen for measurement. Table 6.1 
summaries the new measurement setting. 
Set A SetB 
Sampling frequency (fs) 25.6MHz 12.8MHz 
Bandwidth (BW) 200kHz 200kHz 
fiF 6.4MHz 3.2MHz 
OSR 64 32 
Table 6.1 Measurement setting of Set A and Set B 
Figure 6.8 and Figure 6.9 show the frequency spectrum of complex adding the I and 
Q channel of Set A and Set B respectively. In this measurement, the input signal is a 
600mV sinusoidal located at 6.4MHz + 50kHz and 3.2MHz +50kHz for Set A and 
Set B respectively. 
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Figure 6.8 Frequency spectrum when fs is 25.6MHz 
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Figure 6.9 Frequency spectrum when fs is 12.8MHz 
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It is obvious that the noise floor and the IRR are improved. The IRR are 73dB and 
78dB for Set A and Set B respectively. 
For Set A setting, Figure 6.10 shows the graph of IRR versus different location of 
input signal when the signal amplitude is 600mV. Figure 6.11 shows the SNDR 
versus different signal amplitude when the input signal is located at 6.4MHz + 
50kHz. 
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Figure 6.10 IRR versus different input signal frequency when fs is 25.6MHz 
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Figure 6.11 SNDR versus different input signal amplitude when fs is 25.6MHz 
Same as Set A, for Set B setting, Figure 6.12 shows the graph of IRR versus different 
location of input signal when the signal amplitude is 600mV. Figure 6.13 shows the 
SNDR versus different signal amplitude when the input signal is located at 3.2MHz 
+ 50kHz. 
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Figure 6.12 IRR versus different input signal frequency when fs is 12.8MHz 
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Figure 6.13 SNDR versus different input signal amplitude when fs is 12.8MHz 
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In the new measurement setting, the IRR is improved to around 73dB and 78dB for 
set A and set B. The improvement is contributed by relaxing the performance 
limiting factors. The maximum SNDR is 56dB at -3.74dB input in Set A and 56dB at 
-3.74dB input in Set B. 
The power consumption of the design is summarized in the following table. 
fs = 42.8MHz fs = 25.6MHz fs = 12.8MHz 
Analog Power IS.lOmW 13.10mW 13.10mW 
Digital Power 15.19mW 10.09mW 5.79mW 
Total Power 28.29mW 23.19mW 18.89mW 
Table 6.2 Power consumption of the proposed architecture 
•I 
6.5 Summary 
In this chapter, the measurement result of the proposed architecture is presented. In 
the setting of 42.8MHz sampling frequency, the proposed architecture achieves an 
IRR of 63dB. It is greatly better than the situation of 1% mismatch of first stage 
sampling capacitor pair. 
From the frequency spectrum, it is observed that the IRR is also limited by other 
factors, like the finite Opamp gain, bandwidth, limiting slew rate and fabrication 
variation in switch size etc. By setting the sampling frequency to 25.6MHz and 
12.8MHz, it is found that the IRR is further improved to about 73dB and 78dB 
respectively. It is benefit from relaxing the limitation of building block by over 
design. The decrease of sampling frequency will not affect the process variation in 
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capacitor because its capacitance will not be changed by changing the sampling 
frequency. 
For common fabrication process, even the capacitor pair is identical and placed to 
each other closely in layout. It also has about 60m% capacitance variation in this 
design. In high level ideal simulation, this mismatch will limit the IRR to 71dB. 
Therefore, it is proved that the proposed architecture can solve the mismatch problem 
due to the imbalance of the first stage sampling capacitor pair. 
Moreover, there is no data of the traditional counterpart is measured because the chip 
is destroyed during testing. 
Table 6.3 summaries the measurement performance. 
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I II III 
Technology AMS 0.35|im 
Supply Voltage 3.3V 
fs 42.8MHz 25.6MHz 12.8MHz 
fi/Q 21.4MHz 12.8MHz ^^MHz 
f,F 10.7MHz 6.4MHz 3.2MHz 
Signal bandwidth 200kHz 
OSR 107 64 32 
Peak IRR 64dB 82dB 85dB 
Peak SNR 23dB 56dB 56dB 
Analog 13.10mW 13.10mW IS.lOmW 
Power  
‘ Digital 15.19inW 10.09mW 5.79mW 
consumption  
Total 28.29mW 23.19mW 18.89mW 
Chip area 797.8|Liin x 712.5|im 





This thesis has presented a novel method to improve the image rejection ratio in the 
IF-input complex switched capacitor lowpass sigma delta modulator. The lowpass 
modulator architecture can save half of the power than the highpass counterpart, but 
it suffers from the mismatch-induced image problem. The most critical mismatch lies 
in the input-sampling capacitors and feedback DAC capacitors. 
A novel method of sharing sampling capacitors and feedback DAC capacitors 
between I and Q channels is proposed. To verify the proposed idea, a modulator with 
proposed method has been designed in 0.35)im CMOS technology. In measurement, 
when the IF frequency is 3.2MHz with 200kHz signal bandwidth. The proposed 
architecture achieves peak IRR of 85dB and peak SNDR of 56dB. The power 
consumption is 19mW. 
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Table 7.1 summaries the performance of the post-layout simulation. 
Technology AMS 0.35nm 




Signal bandwidth 200kHz 
OSR 32 
IRR 85dB 
Peak SNR 56dB 
Analog IS.lOmW 
Power  
‘ Digital 5.79mW 
consumption  
Total 18.89mW 
Chip area 797.8|am x 712.5|im 
Table 7.1 Performance summary 
7.2 Future Works 
Monte Carlo analysis would be carried out in both system and particular component to 
investigate the bottleneck of the system. Dedicated improvement would be taken in 
order to make it more robust to the process variation. 
Moreover, receiver front-end part and the following decimation filter will be 
designed to construct a whole wireless system. 
96 
References 
[1 ] Farid Dowla, Editor-in-Chief Lawrence Livermore Noational Laboratory., 
P.34-35, "Handbook of RF & Wireless Technologies," Newnes, 2004. 
[2] 0 . Oliaei, P. Clement and P. Gorisse, "A 5-mW sigma-delta modulator with 
84-dB dynamic range for GSM/EDGE", IEEE J. Solid-State Circuits, vol 37, 
issue 1，Jan 2002, pp. 2-10. 
[3] Van Veldhoven and R.H.M.，"A triple-mode continuous-time EA modulator 
with switched-capacitor feedback DAC for a GSM-EDGE / CDMA2000 / 
UMTS Receiver，，，IEEE J. Solid-State Circuits, vol 38，issue 12，Dec 2003，pp 
2069-2076. 
[4] T.O. Salo, S.J. Lindfors，T.M. Hollman，J.A.M. Jarvinen and K.A.I. Halonen, 
"80-MHz bandpass AS modulators for multimode digital IF receivers", IEEE 
J. Solid-State Circuits, vol 38, issue 3，March 2003，pp. 464-474 
[5] L.J. Breems, van der Zwan，E.J. and J.H. Huijsing, "A 1.8-mW CMOS SA 
modulator with integrated mixer for A/D conversion of IF signals", IEEE J. 
Solid-State Circuits, vol 35，issue 4，April 2000，pp. 468-475 
[6] T. Burger and Qiuting Huang, "A 13.5-mW 185-Msample/s DS modulator for 
UMTS/GSM dual-standard IF reception", IEEE J. Solid-State Circuits, vol 
36, issue 12, Dec 2001, pp. 1868-1878 
[7] S. Bazaijani and W.M. Snelgrove, "A 160-MHz fourth-order double-sampled 
SC bandpass sigma-delta modulator", Circuits and Systems II: Analog and 
Digital Signal Processing, IEEE Transactions, vol 45, issue 5, May 1998，pp. 
97 
547-555. 
[8] Engelen Van, J.A.E.P.，Plassche, Van De, R.J.，E. Stikvoort and A.G. Venes, 
"A sixth-order continuous-teim bandpass sigma-delta modulator for digital 
radio IF" IEEE J. Solid-State Circuits, vol. 34，issue 12, Dec 1999，pp. 
1753-1764. 
[9] F. Chen and B. Leung, "A 0.25-mW low-pass passive sigma-delta modulator 
with built-in mixer for a 10-MHz IF input," IEEE J. Solid-State Circuits, vol. 
32, pp. 774-782, June 1997. 
[10] E. van der Zwan，K. Philips, and C. Bastiaansen, "A 10.7 MHz IF-tobaseband 
l A A/D conversion system for AM/FM radio receivers," in Dig. Tech. Papers 
IEEE Int. Solid-State Circuit Conf., Feb. 2000，pp.340-341. 
. [11] L. J. Breems, E. C. Dijkmans, and J. H. Huijsing, ‘‘A quadrature 
datadependent DEM algorithm to improve image rejection of a complex l A 
modulator；'IEEE J. Solid-State Circuits, vol. 36, pp. 1879-1886, Dec.2001. 
[12] S. A. Jantzi, W. M. Snelgrove, and P. F. Ferguson Jr., "A fourth-order 
bandpass sigma-delta modulator," IEEE J. Solid-State Circuits, vol. 28, pp. 
282-291，Mar. 1993. 
[13] T. Salo, S. Lindfors, and K. A. I. Halonen, "A 80-MHz bandpass 
SA modulator for a 100-MHz IF receiver," IEEE J. Solid-State Circuits, 
vol.37, pp. 798-808，July 2002. 
[14] Richard Schreier, "Delta-Sigma Toolbox，，， 
http://www.mathworks.com/matlabcentral/Fileexchange 
[15] R. Schreier, "Quadrature mismatch shaping," in Proc. IEEE Int. Symp. 
98 
Circuits and Systems, vol. 4, May-June 2002, pp. 678-681. 
[16] K. P. Pun, J. E. Franca, C. A. Leme, and R. Reis, "Quadrature sampling 
scheme with improved image rejection," IEEE Trans. Circuits Syst. II, vol. 
50，pp. 641-649，Sept. 2003. 
[17] Steven R. Norsworthy, Richard Schreier and Gabor C. Temes, "Delta-Sigma 
Data Converters Theory, Design, and Simulation" IEEE Press, pp. 153 
[18] David Johns, Ken Martin, "Analog Integrated Circuit Design", John Wiley 
& Sons, Inc., P.564 
[19] Alan Hastins, “The ART of analog layout”，Prentice Hall, 2001，P.233 
[20] David Johns, Ken Martin, "Analog Integrated Circuit Design", John Wiley 




1. Cheng, W.T., Pun, K.R，Choy, C.S. and Chan, C.F., "Mismatch improvement 
for high image rejection in two path switched-capacitor sigma delta 
modulators," Electronic Devices and Solid-State Circuits, 2003 IEEE 
Conference on, 16-18 Dec. 2003，Pages: 441 - 444 
2. W.T. Cheng, K.R Pun, C.R Chan and C.S. Choy, "An IF-Sampling SC 
Complex Lowpass ZA Modulator with High Image Rejection By Capacitor 
Sharing", ISCAS 2004 
100 
A.2 Schematic of proposed front end 
M, 
dacN O—/ M?  
Ml.  
dacNQ O ( ^ • . _ 
w. 丄 l-channel ^  
M, T. T. 
UO—rv^ 1 M , / M , / 
CsR 
�^ / Q-channel 
""“lL/ L/  
dacQ O—^  
Figure A. 1 Schematic of the proposed front end 
M O S F E T W / L 
MM (CMOS switch) 14^ / 0.35|i (PMOS), 4|i / 0.35|a (NMOS) 
M5.6 (CMOS switch) 14^ 1 / 0.35^ (PMOS), 4|i / 0.35^1 (NMOS) 
M7-8 (NMOS switch) 3|i / 0.35|j. 
M9-10 (NMOS switch) 4|i / 0.35^ 
I Cs，CsR 421fF 
Table A. 1 Parameters of the Figure A. 1 
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A.3 Schematic of SC ZA modulator 
( , 1 / — C d « ; N 
. L Mio 
Mb N 
I I I 丄 I I  
I 1 1 L 1 | | _ J r i L _ | | _ J M’. 
C” zjzc,, Cm T 
L  
Figure A.2 Schematic of the SC ZA modulator  
MOSFET W / L 
Ml,6 ( C M O S switch) 14|Li / 0.35|LI (PMOS), 4|i / 0.35^ ( N M O S ) 
M2’3’5’7’8 (NMOS switch) 2\i / 0.35|i 
M4.9 (NMOS switch) 3ii/0.35^1 
• Mio (CMOS switch) 4|a / 0.35^1 (PMOS), 2\i / 0.35|i (NMOS) 
Mil,13 (PMOS switch) 20^/0.35M, 
Mi2,i4 (NMOS switch) 16^1 / 0.35|i 




- C 3 1 316fF 
C32 232fF 
Table A.2 Parameters of the Figure A.2 
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A.4 Schematic of the folded-cascode amplifier 
Vdd 
M3. D—2—C M3b 
iZI ^ ~ 
M4. D~2~~C M4„ 
O Vout- Vou,+ 0  
M5. ——^ M5b 
V,n+ 0 - | M1, M1b U o V,n-
^ ― L - i i ,pJ 
~ I M6, —»—— M6b 
VboO- M2 ~ ~ 
� ~ 5 
Ni S, Si N, v„ o—•^ -p-^  —t—‘―o 
Ci I Cc _ _ Cc _ [ c i 
V w . ^ ― L ^ — O V ^ 
N2 Si S« N4 
Figure A. 3 Schematic of the folded-cascode amplifier 
stage OpAmp & stages OpAmp 
MOSFET W / L W / L 
Mla-b 200|i/0.35)1 130^/0.35^1 
M2 400^/1^1 2 6 0 | i / l | i 
M3a-b 280| i / ln 1 8 2 | i / l ^ 
M4a-b 53| i /0 .8^ 37.6|i/0.8|i 
M5a-b 38^/1^1 24.8)1/In 
M6a-b • 46|a/1.2|j. 30^ / 1.2|a 
SM (CMOS switch) OJ[i / 0.35|i & 0.7^1 / 035\i 
Ni-4 (NMOS switch) 0.7|i / 0.35^1 
a I 800fF 
Cs 200fF 
Table A.3 Parameters of the Figure A.3 
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A.5 Schematic of biasing circuit 
Vdd 
C： t l l p !=； =• 
M1. M1c D ~ C M4, M8 >1 r-C M11 
M1b >-| M1d D C M4b M9 |> C M12 
VbaO"—I MS 
OVb2 VbiO 
l=20uA OVbo _ 
— M6. 
丄 b ^ i U , 1 J 
M2 — M6b M10. i — M10c 
r n r b 
M3 � L M7 M10b — i M10c 
— — — b 
Figure AA Schematic of the biasing circuit 
For first stage amplifier 
W/L W/L W/L 
• Mla-d 4|Li/2|i M2 20|i/0.4^1 M3 10^/1^ 
M4a-b M5 1 9 . 2 | i / M 6 a - b 11.7|a/6n 
M7 2 8却 / 4 | 1 M8 28.2|i/ 12|j. M9 15|i/0.8^ 
MlOa-d 10)a/0.9)1 Mil 12.5^/1^ M22 20|n/0.35p 
Table A.4 Parameters of Figure A.4 when used in first stage amplifier 
For second and third stage amplifier 
W/L W/L W/L 
Mla-d A\il2\i Ml 20|i/0.4|j, M3 lO^/lfJ, 
M4a-b 8 | i /2 | i M5 19.2^1/ Ifi M6a-b \\.l\il6\x 
M7 28.8^1/4^1 M8 2 8 . 5 ^ 1 M 9 13.8^/0.8|J. 
MlOa-d 10^/0.9|1 Mi l 12.5^1/1)1 M22 20|i/0.35|i 
Table A.5 Parameters of Figure A.4 when used in second and third stage amplifiers 104 
A.6 Schematic of preamplifier in comparator 
V^  
H l . j P 
M1 c I M3 
^ ^ V i n + j i — I * t - i i V , n -o—d M4, M4b I b—0 ？ d b 
Vout- 0-L]「M5a M5b I j - o Vout+ 
Figure A.J Schematic of the preamplifier 
MOSFET W / L 
Ml 1 .6…In 
M2 
• M3 3|a/l |a 
M4a-b 40|I / 0.35)1 
M5a-b \\il IM-
Table A.6 Parameters of the Figure A.5 
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A.7 Schematic of latched part in comparator 
Vdd Vdd Vdd 
>1 ^<>L»c|PM1A Ml^^ Ml^^ l j^ -Sk K f^MSb 
Vour \ ^ \ ^ ^ I ^ I Vout+ 
O - I I - 0 
- N 0 — 1 | M 2 , M T L I — O 1 1 — 
M 4 , � Clk L-i Clk U M4b 
Vin- o — I M2c M2d M2e M2, | [ — 0 V , „ + 
Figure A. 6 Schematic of the latched part in comparator 
M O S F E T W / L 
Mla-d 13ji/0.35n 
. M2a.f 10|i/0.35^ 
M3a.b 3|i/0.35|j. 
M4a-b l | i /0 .35 | i 
Table A. 7 Parameters of the Figure A. 6 
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A.8 Schematic of the clock generator 





I • A1A2d_N 
A1A2d 
_ P N r 删 c l k O — L ^ 
I_#A2A4d_N Reset f J  
ph1d_DFF 
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LA ph1d_N 
DFF 1 >-^ FB 
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